Quantum Design Enablement Engineer

<div class="content-intro"><p><strong>About IonQ: </strong><strong><br></strong></p> <p><u><a href="https://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Fionq.com%2F&esheet=54451094&newsitemid=20260316477473&lan=en-US&anchor=IonQ%2C+Inc&index=7&md5=0818ffbedc6dbad8c4d1611ac94c2a0f" target="_blank">IonQ, Inc</a></u>. [NYSE: IONQ] is the world’s leading quantum platform and merchant supplier - delivering integrated quantum solutions across computing, networking, sensing, and security. IonQ’s newest generation of quantum computers, the IonQ Tempo, is the latest in a line of cutting-edge systems that have been helping customers and partners including <u><a href="https://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Fionq.com%2Fnews%2Fionq-speeds-quantum-accelerated-drug-development-application-with&esheet=54451094&newsitemid=20260316477473&lan=en-US&anchor=Amazon+Web+Services%2C&index=8&md5=a7f94ee9b71a392dca3cd6c413722e51" target="_blank">Amazon Web Services, </a></u><u><a href="https://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Fionq.com%2Fnews%2Fionq-speeds-quantum-accelerated-drug-development-application-with&esheet=54451094&newsitemid=20260316477473&lan=en-US&anchor=and&index=9&md5=2bed627b388878763f41ffe0e4edb16c" target="_blank">and </a></u><u><a href="https://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Fionq.com%2Fnews%2Fionq-speeds-quantum-accelerated-drug-development-application-with&esheet=54451094&newsitemid=20260316477473&lan=en-US&anchor=AstraZeneca&index=10&md5=757c1f2c2ec94cf3982700106122164f" target="_blank">AstraZeneca</a></u> achieve 20x performance results and accelerate innovation in drug discovery, materials science, financial modeling, logistics, cybersecurity, and defense. In 2025, the company achieved 99.99% two-qubit gate fidelity, <u><a href="https://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Fionq.com%2Fnews%2Fionq-achieves-landmark-result-setting-new-world-record-in-quantum-computing&esheet=54451094&newsitemid=20260316477473&lan=en-US&anchor=setting+a+world+record+in+quantum+computing+performance&index=11&md5=32e9cb88afbd439026a352666cc72c91" target="_blank">setting a world record in quantum computing performance</a></u>.<br><br>Headquartered in College Park, Maryland, IonQ has operations in California, Colorado, Massachusetts, Tennessee, Washington, Italy, South Korea, Sweden, Switzerland, Canada, and the United Kingdom. Our quantum computing services are available through all major cloud providers, while we also meet the needs of networking and sensing customers across land, sea, air, and space. IonQ is making quantum platforms more accessible and impactful than ever before.  </p></div><p>We are seeking a <strong>Quantum Design Enablement Engineer</strong> to join our Manufacturing team in our mission to build the world’s best quantum computers. In this role, you will serve as the primary technical interface between internal quantum chip designers and external foundry partners, playing a key role in bringing next-generation trapped-ion hardware to life.</p> <p>You will ensure our quantum chip designs transition seamlessly into reliable, scalable fabrication. Core responsibilities include managing the tapeout flow, executing physical verification, performing hands-on layout for test structures and reticle assembly, and partnering with foundries to refine our Process Design Kit (PDK).</p> <h3><strong>Key Responsibilities</strong></h3> <ul> <li><strong>Foundry Interface & PDK Management:</strong> Serve as the primary technical point of contact with external foundry partners. Work collaboratively to define, implement, and troubleshoot the PDK, ensuring it accurately reflects foundry capabilities and constraints.</li> <li><strong>Tapeout & Mask Validation:</strong> Own the tapeout process. Perform comprehensive mask layout validation, execute physical verification (DRC/LVS), and ensure final GDSII/OASIS files are fully compliant with foundry requirements before handoff.</li> <li><strong>Design Team Enablement:</strong> Act as a liaison between manufacturing and core product design teams. Translate complex foundry requirements and process updates into clear design rules and best practices for design engineers.</li> <li><strong>Layout & Integration:</strong> Perform hands-on layout modifications, frame generation, and reticle assembly as needed to finalize masks for manufacturing. Generate custom layouts for test structures, process monitos, or simple test chips when necessary.</li> <li><strong>Rule Deck Customization:</strong> Work primarily with foundry-provided DRC/LVS rule decks while taking the initiative to write, modify, and optimize custom internal rule checks for specialized trapped-ion quantum computer design constraints.</li> <li><strong>Continuous Improvement:</strong> Analyze tapeout data and foundry feedback to proactively drive improvements in the PDK, design rules, and overall design-to-manufacturing workflow.</li> </ul> <h3><strong>Required Qualifications</strong></h3> <ul> <li>Bachelor’s or Master’s degree in Electrical Engineering, Physics, Materials Science, or a related technical field.</li> <li>3 - 5 years of industry experience in semiconductor manufacturing, design enablement, tapeout operations, or a closely related field.</li> <li>Hands-on experience with