Nod CareersAuto-apply free

Senior ASIC Physical Design Engineer

k2spacecorporation · Seattle, WA · Seattle, Washington, United States
Auto-apply to this job with Nod →
<div class="content-intro"><p data-renderer-start-pos="41">K2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by over $1 billion in total funding from leading investors including Altimeter Capital, ICONIQ, Kleiner Perkins, Lightspeed Venture Partners, Redpoint Ventures, and T. Rowe Price — and with over $1 billion in signed contracts across commercial and US government customers, we're mass-producing the highest-power satellite platforms ever built for missions from LEO to deep space.</p> <p data-renderer-start-pos="570">The rise of heavy-lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today's and tomorrow's massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits.</p> <p data-renderer-start-pos="994">With multiple launches in 2027 and plans to scale to 100 satellites a year, we're Building Bigger — helping develop the solar system and build toward a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast-paced environment and you're excited about contributing to the success of a high-growth Series D-funded company, we'd love for you to apply.</p></div><p><strong><span data-contrast="auto">The Role</span></strong><span data-ccp-props="{}"> </span></p> <p><span data-contrast="auto">We are seeking a Senior ASIC Physical Design Engineer to help implement advanced SoCs that power next-generation satellite and space systems. In this role, you will contribute to the full physical design flow—from synthesis to GDSII—working closely with architecture, RTL, verification, and packaging teams. You’ll be a key contributor in achieving timing closure, optimizing PPA, and supporting design integration with external partners. You will be part of a collaborative design team developing state-of-the-art mixed-signal SoCs to be hosted on some of the largest, most powerful, rapidly designed and rapidly manufactured satellites ever deployed in space. In your first 6 months, you will develop and implement new SoC sub-systems for satellite communications and beyond. In your first two years, you will have contributed to developing cutting-edge SoCs that will fly in space. </span><span data-ccp-props="{"335551550":6,"335551620":6}"> </span></p> <p><strong><span data-contrast="auto">Responsibilities</span></strong><span data-ccp-props="{}"> </span></p> <ul> <li><span data-contrast="auto">Execute the complete physical design flow for complex SoC blocks and top-level integration, including synthesis, floorplanning, place & route, CTS, STA, and physical verification.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Perform timing closure and optimization across multiple corners and modes using industry-standard tools.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Collaborate with front-end, verification, and DFT teams to ensure clean handoff and predictable convergence.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Work with external physical design service providers and internal leads to review deliverables, resolve issues, and ensure schedule alignment.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Develop and maintain scripts and automation to improve flow efficiency and consistency.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Support physical sign-off activities including DRC/LVS, IR drop, EM, and power analysis.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Assist in chip-level integration, ECOs, and tapeout preparation.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Contribute to methodology development, tool evaluation, and flow documentation.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Support your product through production and spaceflight. </span><span data-ccp-props="{}"> </span></li> </ul> <p><strong><span data-contrast="auto">Required Qualifications</span></strong><span data-contrast="auto"> </span><span data-ccp-props="{}"> </span></p> <ul> <li><span data-contrast="auto">Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">5–10 years of experience in ASIC physical design for complex SoCs.</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Hands-on experience with industry-standard tools (Synopsys ICC2/Fusion Compiler, Cadence Innovus, or equivalent).</span><span data-ccp-props="{}"> </span></li> <li><span data-contrast="auto">Strong understanding of timing analysis, power optimization, and physical verifi

Let Nod apply for you →

More jobs at k2spacecorporation

Flight Software Engineer — k2spacecorporationProduction Coordinator — k2spacecorporationSenior Serdes Characterization & Post-Silicon Validation Engineer — k2spacecorporationSenior Supply Chain Planner — k2spacecorporationAvionics Development Technician (Test Racks) — k2spacecorporationDay Porter — k2spacecorporation